question about lv gate
hi,i am learning uer-written model .when i write program about" st6b" model ,i meet a "lv gate "and "hv gate ".I don't know it's implication and how it works .Any help will be appreciated.Thanks
First time here? We are a friendly community of Power Systems Engineers. Check out the FAQ!
hi,i am learning uer-written model .when i write program about" st6b" model ,i meet a "lv gate "and "hv gate ".I don't know it's implication and how it works .Any help will be appreciated.Thanks
It stands for low value and high value gate. The output will be set to the lowest or the highest value of the two input signals. It is equivalent to MIN and MAX funktion.
Asked: 2015-09-28 02:30:10 -0500
Seen: 2,946 times
Last updated: Oct 03 '16
Exporting PV curve data from PSS/E to excel
How to solve this problem of wind generator
CMLDxxU2 and CMLDxxDGU2 modeling
PSSE crash after trying to install some python libraries
Equivalent two-phase to ground fault admittances at Transmission nodes
When i run ASCC fault calculation PSS/e crash down and restart without any results