question about lv gate
hi,i am learning uer-written model .when i write program about" st6b" model ,i meet a "lv gate "and "hv gate ".I don't know it's implication and how it works .Any help will be appreciated.Thanks
add a comment
1 answer
It stands for low value and high value gate. The output will be set to the lowest or the highest value of the two input signals. It is equivalent to MIN and MAX funktion.
Stats
Asked: 2015-09-28 02:30:10 -0500
Seen: 3,171 times
Last updated: Oct 03 '16
