Revision history [back]
 | 1 | initial version |
question about lv gate
hi,i am learning uer-written model .when i write program about" st6b" model ,i meet a "lv gate "and "hv gate ".I don't know it's implication and how it works .Any help will be appreciated.Thanks
