Revision history [back]

A user-defined exciter model (in fortran) could control the terminal voltage of a classic-model generator in a single-machine infinite-bus setup. This SMIB simulates the network equivalent connected to the device under test. At every time step, this exciter's Voutput will follow the signal generator function in time. Any takers?