First time here? We are a friendly community of Power Systems Engineers. Check out the FAQ!
1 | initial version |
Try to disable all exciter models (or governor models) and see if it makes it stable.
Another method is to enable "Display network convergence monitor" and check dynamic models located at or close to the bus with highest mismatch at the first iteration at each time step.